Low Voltage Wide Range CMOS Differential Voltage Current Conveyor and its Applications

Soliman A. Mahmoud

Electrical and Electronics Engineering Department
Faculty of Engineering, German University in Cairo, Cairo, Egypt
soliman.awad@guc.edu.eg

Abstract

This paper presents a novel CMOS differential voltage current conveyor based on a wide linear range transconductor with common mode detection. The differential voltage current conveyor exhibits a wide dynamic input range of ±0.9V. It is used to realize an instrumentation amplifier, a multiple input single output filter, and a single input multiple output universal filter. PSPICE simulations of the proposed differential voltage current conveyor and its based applications are given using 0.25µm CMOS technology from TMSC MOSIS and dual supply voltages ±1.5V.

Keywords: differential voltage, current conveyor, transconductor, filter, instrumentation amplifier

1 Introduction

Since its first introduction, by A. Sedra and K. Smith in 1970 [1], the second-generation current conveyor (CCII) has proved to be a versatile analog building block that can be used to implement numerous high frequency analog signal applications, like filters [2]-[6] and current-mode oscillators [7]. However, when it comes to applications demanding differential or floating inputs like impedance converters and current mode instrumentation amplifiers, which also require two high input impedance terminals, a single CCII block is no more sufficient. In addition, most of these applications employ floating elements in order to minimize the number of used CCII blocks. For this reason and in order to provide two high input impedance terminals, the differential voltage current conveyor (DVCC) was proposed in 1997 [8] as a four terminal device with the following properties [Fig.1]:
\[
\begin{bmatrix}
I_{Y1} \\
I_{Y2} \\
V_X \\
I_Z
\end{bmatrix}
= 
\begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
1 & -1 & 0 & 0 \\
0 & 0 & 1 & 0
\end{bmatrix}
\begin{bmatrix}
V_{y1} \\
V_{y2} \\
I_X \\
V_Z
\end{bmatrix}
\] (1)

While the X terminal voltage follows the voltage difference of terminals Y1 and Y2, a current injected at the X terminal is being replicated to the Z terminal. An ideal DVCC exhibits zero input resistance at terminal X, and infinite resistance at both Y terminals as well as the Z terminal. The flow direction of the output current follows the input current direction with both currents flowing either into or out of the device. Since the DVCC exhibits two high input impedance terminals, it shows itself suitable for handling differential input signals. In addition, it has the advantage of minimizing the number of floating elements inherent in many CCII applications.

![Figure 1: Block representation of the DVCC](image)

In this paper a new wide range CMOS DVCC operating under a supply voltage of ±1.5V is proposed. The input stage of the proposed DVCC is realized using two wide linear range transconductors. The output stage consists of a Class-AB CMOS push-pull network, which guarantees high current driving capability and low standby current. In addition, this paper proposes a new multiple input single output (MISO) filter based on the presented DVCC. Furthermore, a new single input multiple output (SIMO) universal filter with grounded elements is demonstrated. This paper is organized as follows: In section 2 the proposed wide range DVCC circuit is presented. Thereafter, DVCC applications including the MISO and the SIMO filters are discussed in section 3. PSPICE simulations for all proposed circuits are provided using 0.25µm TSMC CMOS technology.
2 Proposed DVCC CMOS Circuit Realization

A. Circuit Description

The circuit realization of the proposed DVCC [Fig.2] is based on equalizing the output currents of two wide linear range transconductors, formed by transistors (M1-M18). In addition, (M19-M22) comprise a Class-AB output stage, providing current swings up to $\pm 1 \text{mA}$. Moreover, the current at the X terminal is transferred to the Z terminal with the aid of (M23, M24), which must be -for a unity current gain- matched with (M21, M22) respectively. All transistors are assumed to be operating in saturation.

The operation of a wide linear range transconductor relies mainly on biasing a long tail differential pair LTDP (M1-M2) with a dynamic tail current $I_{SS}$ that increases with $V_{id}$ where $V_{id} = V_{Y1} - V_{Y2}$. Since the output current produced at the drains of M2 and M6 is expressed by:

$$I_{out} = I_{M1} - I_{M2} = -KV_{id}\sqrt{I_{SS}/K} - (V_{id}/2)^2$$  \hspace{1cm} (2)

Where $K$ represents the transconductance parameter of M1 or M2, then if the tail current is set to:

$$I_{SS} = K[(V_{id}/2)^2 + c^2]$$  \hspace{1cm} (3)
A linear relation between the output current and the differential input voltage can be obtained with:

\[ I_{\text{out}} = -KcV_{id} \]  

(4)

Obviously, the value of \( c \) should be constant, which along with the transconductance parameter \( K \) is defining the overall gain of the transconductor. Concerning the dynamic input range, it is well known that the differential input voltage applied to a LTDP is limited by:

\[ -\sqrt{2I_{SS}/K} < V_{id} < \sqrt{2I_{SS}/K} \]  

(5)

Hence, in order to increase the input range of the transconductor the ratio \( I_{SS}/K \) should be increased. Such condition is spontaneously satisfied if the tail current is dynamically increased as in equation(3), which ensures an extended differential input range. Biasing the LTDP with a constant tail current, on the other hand, will require a high \( I_{SS}/K \) ratio. Unfortunately, this affects the minimum possible common mode input voltage, whose value must maintain the tail biasing transistor in saturation [9]. The main concern now is how to realize equation(3). Considering the differential pair currents, they are given by:

\[ I_{M1} = \frac{K}{2} (V_{Y2} - V_S - V_T)^2 \]  

(6)

\[ I_{M2} = \frac{K}{2} (V_{Y1} - V_S - V_T)^2 \]  

(7)

So taking into account that the input signals of a differential pair can be divided into a common mode voltage (VCM) and a differential voltage (Vid) with \( V_{Y1} = \frac{V_{id}}{2} + V_{CM} \) and \( V_{Y2} = -\frac{V_{id}}{2} + V_{CM} \) where \( V_{CM} = \frac{(V_{Y1} + V_{Y2})}{2} \), then the tail current can be expressed by:

\[ I_{SS} = I_{M1} + I_{M2} = K[(\frac{V_{id}^2}{2}) + (V_{CM} - V_S - V_T)^2] \]  

(8)

Obviously, \( I_{SS} \) will follow the function given in equation(3), if the subsequent expression is set to a constant value:

\[ V_{CM} - V_S - V_T = c \]  

(9)

A simple source follower (M13), whose gate is connected to the common mode voltage of the LTDP, and whose source is clamped to the differential pair coupled source, can be used to satisfy equation(9). In this case, the source follower should have a constant drain current, set by M11, so that \( c \) is equal to:

\[ c = \sqrt{\frac{2I_B}{K_{13}}} \]  

(10)
As a consequence, the current equations result into:

\[ I_{M1} = \frac{K}{2} \left( -\frac{V_{id}}{2} + \sqrt{\frac{2I_B}{K_{13}}} \right)^2 \]  \hspace{1cm} (11)  

\[ I_{M2} = \frac{K}{2} \left( \frac{V_{id}}{2} + \sqrt{\frac{2I_B}{K_{13}}} \right)^2 \]  \hspace{1cm} (12)  

\[ I_{ss} = K \left[ \left( \frac{V_{id}}{2} \right)^2 + \frac{2I_B}{K_{13}} \right] \]  \hspace{1cm} (13)  

\[ I_{out} = -K \sqrt{\frac{2I_B}{K_{13}}} V_{id} \]  \hspace{1cm} (14)  

\[ I_{M9} = I_{SS} + I_B = K \left[ \left( \frac{V_{id}}{2} \right)^2 + I_B \left( \frac{2}{K_{13}} + \frac{1}{K} \right) \right] \]  \hspace{1cm} (15)  

From the previous equations, the standby current of M1 and M2 is defined by the value \( 2IB/K_{13} \). For differential input voltages greater than twice the square root of \( 2IB/K_{13} \), M1 turns off and the current flowing in M2 increases. On the other hand, as the differential input voltage is decreased below twice the square root of \( 2IB/K_{13} \), M2 turns off and the current flowing in M1 increases. In both cases, M9 should feed the necessary current required for proper operation of M1 and M2 even if it enters slightly in the linear region. Therefore, the problem with the minimum common mode input voltage required to maintain the tail biasing transistor in saturation has less effect in this circuit. Furthermore, since both M1 and M2 are 'ON' at standby, this circuit exhibits low distortion. It should be also noted, that the current flowing in M9 will change by feedback action, formed by M15, in order to stabilize the value of \( V_S \). In addition, the dynamic differential input range is extended to:

\[ -2\sqrt{2I_B/K_{13}} < V_{id} < 2\sqrt{2I_B/K_{13}} \]  \hspace{1cm} (16)  

Consequently, the compromise between the differential input voltage range and the LTDP standby current limits the performance of the transconductor. Concerning VCM, if the input voltages are fully differential or balanced, VCM is a constant value that can be applied directly to the gate of M13. Otherwise, a common mode detection circuit like the one shown in fig.3 is used to track VCM. For proper operation of the common mode detection circuit, all transistors should be working in saturation mode, while M25-M28 should be matched. The input dynamic range of this circuit is limited by:

\[ -2\sqrt{2I_B/K_{25}} < V_{id} < 2\sqrt{2I_B/K_{25}} \]  \hspace{1cm} (17)  

Moving back to the DVCC circuit, the voltage follower is implemented by connecting the outputs of two identical transconductors, producing the following
total current at the drain of M2:

\[ I_{out1} + I_{out2} = K \sqrt{\frac{2I_B}{K_{13}}} [-(V_{Y1} - V_{Y2}) + (V_X - 0)] = 0 \]  \hspace{1cm} (18)

In consequence, the voltage at the X terminal follows the voltage difference of terminals Y1 and Y2. This condition is valid as long as both output currents are linear, which is guaranteed over a wide range when using the proposed transconductor. Concerning the gate voltage of M14, it should follow the common mode voltage of the input signals applied to M3 and M4. As these inputs are neither fully differential nor balanced, a common mode detection circuit becomes essential for the second transconductor, producing \( V_{BX} = V_X / 2 \).

![Figure 3: Common Mode Detection Circuit](image)

**B. Simulation Results**

The performance of the proposed COMS DVCC was verified by performing PSPICE simulations with supply voltages \( \pm 1.5V \) using 0.25\( \mu \)m TSMC CMOS technology. Simulations were carried out using balanced input voltages with transistor aspect ratios given in table I. Fig.4 presents the X and Z voltages versus the differential input voltage, when the proposed DVCC is used to realize a unity gain amplifier with 5k\( \Omega \) load resistance. The DVCC shows good linearity for differential input voltages between \( \pm 0.9V \), with a total standby power dissipation of 1.74mW. In fig.5 the magnitude response of the DVCC with a differential voltage ac-varying signal of 0.5V magnitude and open-circuited output terminals is demonstrated. The DVCC shows a flat response with 85MHz 3-dB BW. The input and output referred noise spectral
densities are then displayed in fig.6. Thereafter, the Z terminal output current versus the X terminal input current is shown in fig.7 with a 1mA linear range, while the variation of the offset voltage across the X terminal with grounded Vid is illustrated in fig.8. The X terminal input resistance RX is less than 9Ω and the offset voltage doesn’t exceed 8.2mV. Fig.9 clarifies the push-pull action of the Class-AB output stage with a standby current of 136 μA. Moreover, the magnitude response of the DVCC with an ac-varying input current of 10μA magnitude and a short-circuited Z terminal is displayed in fig.10. The DVCC provides a 120MHz 3-dB bandwidth. The time response to a 1MHz differential square input voltage is tested in fig.11, resulting in a rise time in the vicinity of 7.5ns. Finally, the total harmonic distortion is evaluated for different differential input voltage amplitudes [Fig.12]. A 1MHz sinusoidal input generates a THD factor less than 0.009. The power supply rejection ratio (PSRR) from the positive supply to the output has a value of 41.27dB and from the negative supply to the output is 50.3dB. Table II compares the performance parameters of the proposed DVCC with a DVCC employing constant tail current (omitting M11-M18, and the common mode detector circuit). The proposed circuit exhibits a 1.50 wider voltage range on the expense of a 49μW power increase, and a 0.39 BW loss.

Figure 4: The X and Z terminal output voltages versus changes of Vid
3 Applications Based on the Proposed DVCC

In this section the proposed DVCC is used to realize an instrumentation amplifier, a new MISO second-order LP-BP filter, and a SIMO second-order universal filter. In all applications one should recognize the benefits of using differential voltage current conveyors, which focus on providing high input impedance circuit designs with grounded elements.

A. Instrumentation Amplifier

The first basic application that can be implemented using a DVCC is an instrumentation amplifier as shown in fig.13. An instrumentation amplifier takes a differential input voltage, multiplies it with a gain, and produces a single ended output voltage. The relation between the output voltage and the differential input can be described by the following equation:

$$V_{out} = \frac{R_2}{R_1} V_{id}$$

(19)
Obviously, the ratio of the Z terminal resistance to the X terminal resistance defines the gain G of the amplifier. In addition, this circuit can realize an inverting or noninverting amplifier, by simply connecting Y1 or Y2 to ground, respectively. One should also note that this circuit can be utilized as a voltage-controlled voltage source (VCVS). In order to verify the performance of the instrumentation amplifier, PSPICE simulations were carried out using 1.5V supply voltages. The X terminal resistance was set to 2kΩ, while the Z terminal resistance was scanned from 2kΩ to 8kΩ in steps of 2kΩ. The length of the output stage transistors was increased to 0.75µm to minimize the channel length modulation effect. Fig.14 displays the DC gain of the instrumentation amplifier for G varying from 1 to 4, while fig.15 is demonstrating the ac gain. The 3-dB BW proves to be constant for different gain values.

B. Multiple Input Single Output BP-LP Filter
In this section the proposed DVCC is used to realize a MISO second-order LP-BP filter as shown in fig.16. Two different responses are achieved depending on the actual active input. If the first input is active, while the second one is grounded, an inverting bandpass response is obtained. On the other hand, grounding the first input while activating the second one generates a noninvent-
ing lowpass response. This can be verified through direct analysis, obtaining the following transfer equations and gains:

\[
\frac{V_o}{V_1} = -\frac{S}{C_1 R D(S)} \tag{20}
\]

\[
\frac{V_o}{V_2} = -\frac{1}{C_1 C_2 R_2 R D(S)} \tag{21}
\]

\[
D(S) = S^2 + \frac{S}{R_1 C_1} + \frac{1}{C_1 C_2 R_2 R} \tag{22}
\]

\[A_{vBP} = -\frac{R_1}{R} \tag{23}\]

\[A_{vLP} = 1 \tag{24}\]

From equation (22), \(\omega_o\) and Q and of the filter are given by:

\[
\omega_o = \sqrt{\frac{1}{C_1 C_2 R_2 R}} \tag{25}\]

\[Q = R_1 \sqrt{\frac{C_1}{C_2 R_2 R}} \tag{26}\]
Simulation results prove the aforementioned relations with passive element values given in table III. In fig. 17 a lowpass response is generated by grounding V1 and applying an ac varying signal at V2. The cutoff frequency is around 465kHz, which is very close to the theoretical value. Next, the bandpass response is tested by grounding V2 and injecting the ac varying signal at V1. The passive elements values were optimized as shown in table III to achieve a bandpass filter with a 7.4 quality factor Q and a 690kHz center frequency f₀ [Fig. 18].

C.SIMO Filter
The filter configuration presented in fig. 19 realizes a single input multiple output universal filter with noninverting HP, BP and LP outputs. This filter employs four DVCC blocks, two grounded capacitors, and five grounded resistors. The first two input blocks operate as a summer and the last two are integrators, with their outputs fed back to the input DVCC blocks. This configuration, which resembles the CFOA based filter proposed in [10], provides several advantages over the typical active filters with CFOA. First, it has infinite input and output impedances. Second, all elements are grounded. By applying direct analysis to the filter blocks, the following transfer functions
and gains are obtained:

\[
\frac{V_{HP}}{V_i} = \frac{S^2 R(R_3 + R_4)}{R_3 R_4} \frac{R_3}{D(S)}
\]  

(27)

\[
\frac{V_{BP}}{V_i} = \frac{SR(R_3 + R_4)}{R_1 C_1 R_3 R_4} \frac{R_3}{D(S)}
\]  

(28)

\[
\frac{V_{LP}}{V_i} = \frac{R(R_3 + R_4)}{R_1 C_1 R_2 R_3 R_4} \frac{R_3}{D(S)}
\]  

(29)

\[
D(S) = S^2 + S \frac{R}{C_1 R_1 R_4} + \frac{R}{C_1 C_2 R_1 R_2 R_3}
\]  

(30)

\[
A_{v,HP} = \frac{R(R_3 + R_4)}{R_3 R_4}
\]  

(31)

\[
A_{v,BP} = 1 + \frac{R_4}{R_3}
\]  

(32)

\[
A_{v,LP} = 1 + \frac{R_3}{R_4}
\]  

(33)

From equation (30), \(\omega_o\) and Q and of the filter are given by:

\[
\omega_o = \sqrt{\frac{R}{R_1 R_2 R_3 C_1 C_2}}
\]  

(34)
Figure 10: Magnitude frequency response of the current transfer gain

\[ Q = R_4 \sqrt{\frac{R_1 C_1}{R R_2 R_3 C_2}} \]  

(35)

Fig.20 shows the simulated highpass and lowpass frequency responses with the design parameters given in table IV. The simulated cutoff frequency equals to 469 kHz which is very close to the theoretical value. The design parameters are then optimized as shown in table IV to achieve a bandpass response with \( Q = 8 \) and \( f_0 = 800\text{kHz} \) [Fig.21].

4 Conclusion

In this paper, a novel CMOS differential voltage current conveyor based on a wide linear range tranconductor has been presented. The DVCC has demonstrated a wide dynamic range in the vicinity of 0.9V for the voltage follower and a 1mA for the current follower. The DVCC was used to implement an instrumentation amplifier, a MISO LP-BP filter, and a SIMO universal filter. The proposed DVCC circuit and the realized applications have been verified using PSPICE simulations.
Figure 11: The X terminal voltage along with a 0.5V-1MHz differential square input

References


Table 1: Transistor Aspect Ratios For The Proposed DVCC

<table>
<thead>
<tr>
<th>Transistors</th>
<th>W((\mu m))</th>
<th>L((\mu m))</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M4</td>
<td>0.5</td>
<td>4</td>
</tr>
<tr>
<td>M5-M8</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>M9-M12,M19-M20,M25-M28</td>
<td>0.5</td>
<td>0.5</td>
</tr>
<tr>
<td>M13-M14</td>
<td>0.5</td>
<td>1</td>
</tr>
<tr>
<td>M15-M16</td>
<td>5</td>
<td>0.5</td>
</tr>
<tr>
<td>M17-M18</td>
<td>1</td>
<td>0.5</td>
</tr>
<tr>
<td>M21-M24</td>
<td>20</td>
<td>0.25</td>
</tr>
<tr>
<td>M29-M30</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>M31-M32</td>
<td>5</td>
<td>2</td>
</tr>
</tbody>
</table>


Received: February 5, 2008
Table 2: Performance Comparison For The Proposed DVCC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Proposed DVCC</th>
<th>Constant Tail Current DVCC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Technology</td>
<td>0.25µm</td>
<td>0.25µm</td>
</tr>
<tr>
<td>Power supply (VDD,VSS)</td>
<td>(1.5V,-1.5V)</td>
<td>(1.5V,-1.5V)</td>
</tr>
<tr>
<td>No. of transistors</td>
<td>32</td>
<td>16</td>
</tr>
<tr>
<td>Total power dissipation</td>
<td>1.74mW</td>
<td>1.25mW</td>
</tr>
<tr>
<td>Tail Current</td>
<td>Dynamic</td>
<td>10µA</td>
</tr>
<tr>
<td>Standby current of the output stage (ISB)</td>
<td>136µA</td>
<td>136µA</td>
</tr>
<tr>
<td>PSRR +</td>
<td>41.27dB</td>
<td>34.56dB</td>
</tr>
<tr>
<td>PSRR −</td>
<td>50.3dB</td>
<td>50.1dB</td>
</tr>
<tr>
<td>Input dynamic range with the X terminal resistance 5KΩ to 0.9V</td>
<td>-0.4V to 0.4V</td>
<td></td>
</tr>
<tr>
<td>Voltage transfer error</td>
<td>0.00136</td>
<td>0.00237</td>
</tr>
<tr>
<td>Current driving capability</td>
<td>±1mA</td>
<td>±1mA</td>
</tr>
<tr>
<td>Current transfer errore</td>
<td>0.0013</td>
<td>0.0051</td>
</tr>
<tr>
<td>X terminal offset voltage with Y and Z are ground</td>
<td>8.2mV</td>
<td>24mV</td>
</tr>
<tr>
<td>X terminal input resistance</td>
<td>9Ω</td>
<td>32Ω</td>
</tr>
<tr>
<td>X terminal open circuit BW</td>
<td>85MHz</td>
<td>137MHz</td>
</tr>
<tr>
<td>Z terminal short circuit</td>
<td>120MHz</td>
<td>250MHz</td>
</tr>
<tr>
<td>X terminal THD@ Vid=0.2sin 2Πf</td>
<td>0.0013@1MHz</td>
<td>0.0069@1MHz</td>
</tr>
<tr>
<td>Rise time/fall time (pulse 0.25V@1MHz)</td>
<td>7.48ns/6.24ns</td>
<td>3.2ns/3.1ns</td>
</tr>
<tr>
<td>Input referred noise</td>
<td>130nV/√Hz</td>
<td>94.64nV/√Hz</td>
</tr>
<tr>
<td>Input referred noise</td>
<td>132nV/√Hz</td>
<td>94.56nV/√Hz</td>
</tr>
</tbody>
</table>

Table 3: Passive Elements of The MISO Filter

<table>
<thead>
<tr>
<th>Response</th>
<th>LPFE Elements</th>
<th>Value</th>
<th>BPFE Elements</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R, R1-R2</td>
<td>1KΩ</td>
<td>R</td>
<td>2KΩ</td>
<td></td>
</tr>
<tr>
<td>C1</td>
<td>0.25nF</td>
<td>R1</td>
<td>0.65KΩ</td>
<td></td>
</tr>
<tr>
<td>C2</td>
<td>0.5nF</td>
<td>R2</td>
<td>0.5KΩ</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C1</td>
<td>0.8nF</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C2</td>
<td>0.2nF</td>
<td></td>
</tr>
</tbody>
</table>
Figure 12: X terminal total harmonic distortion (for frequencies 100kHz and 1MHz)
Figure 13: Circuit realization of the instrumentation amplifier

Figure 14: DC transfer characteristics of the instrumentation amplifier (G = 1 to 4)
Figure 15: Magnitude frequency response of the instrumentation amplifier ($G = 1$ to 4)
Figure 16: Circuit realization of the MISO filter

Figure 17: LP magnitude frequency response of the MISO filter
Low voltage wide range CMOS

Figure 18: BP magnitude frequency response of the MISO filter

Figure 19: Circuit realization of the SIMO universal filter
Figure 20: LP and HP magnitude frequency responses of the SIMO filter

Figure 21: BP magnitude frequency response of the SIMO filter